RTL Design · Medium · SystemVerilog

UART Receive Controller

Coordinate start-bit detection, data sampling, and byte completion.

Task

Create a receive controller that enters an active state after `start_seen`, emits one `sample` pulse for each of eight data bits on `baud_tick`, and asserts `data_valid` after the eighth sample.

Examples

Constraints

What this problem is testing

A strong answer translates the requirement into synthesizable state and combinational logic, states reset and update semantics precisely, and handles boundary conditions rather than only the nominal case.

Interview habit: before coding, state reset behavior, the state that must be stored, and the conditions that update each output.

Verification plan

Edge cases worth testing

Common mistakes

Interview follow-up questions

Concepts to review

UART, FSM, receiver

Open UART Receive Controller in the HDLForge interactive editor.

Related problems

Explore the RTL Design Practice & Interview Preparation hub.

Continue practising