Integrate the UART Controller
Combine the UART transmitter and receiver into one reusable controller.
Task
Build a top-level UART block that instantiates the baud generator, TX path, and RX path. Connect the transmitter output to `tx`, expose received bytes on `rx_data`, and pulse `rx_valid` when a byte completes.
Examples
- tx_start with 8'h41 → transmitter begins a frame
- received frame → rx_data contains byte and rx_valid pulses
Constraints
- Instantiate the project blocks rather than duplicating all logic.
- Share the baud timing source.
- Expose TX busy/done and RX data/valid signals.
What this problem is testing
A strong answer translates the requirement into synthesizable state and combinational logic, states reset and update semantics precisely, and handles boundary conditions rather than only the nominal case.
Interview habit: before coding, state reset behavior, the state that must be stored, and the conditions that update each output.
Verification plan
- Check reset or initialization before normal operation.
- Exercise the nominal sequence cycle by cycle.
- Test boundaries such as zero, maximum count, wraparound, full/empty, or simultaneous controls when they apply.
- Prove the design holds state when an enable or qualifying condition is absent.
Edge cases worth testing
- Back-to-back frames.
- Start/stop timing and LSB-first ordering.
Common mistakes
- Incomplete combinational assignments that infer a latch.
- Blocking/non-blocking assignments that do not match combinational versus sequential intent.
- Parameter-width and boundary errors.
- Passing the happy path while missing reset, overflow, simultaneous operations, or illegal requests.
Interview follow-up questions
- How would you parameterize this design without introducing width or boundary bugs?
- What changes if reset timing or polarity changes?
Concepts to review
UART, integration, top-level
Open Integrate the UART Controller in the HDLForge interactive editor.
Related problems
- 2:1 Multiplexer — Easy
- Parameterized Counter — Easy
- Priority Encoder — Medium
- Synchronous FIFO — Hard
- Shift Register — Easy
Explore the RTL Design Practice & Interview Preparation hub.