Parameterized Counter
Build a parameterized synchronous up-counter with reset.
Task
Increment count on each rising clock edge. Reset must synchronously clear the count to zero.
Examples
- reset=1 → count=0
- reset=0, count=7 → next count=8
Constraints
- Parameterize the width.
- Reset is synchronous and active high.
What this problem is testing
A strong answer translates the requirement into synthesizable state and combinational logic, states reset and update semantics precisely, and handles boundary conditions rather than only the nominal case.
Interview habit: before coding, state reset behavior, the state that must be stored, and the conditions that update each output.
Verification plan
- Check reset or initialization before normal operation.
- Exercise the nominal sequence cycle by cycle.
- Test boundaries such as zero, maximum count, wraparound, full/empty, or simultaneous controls when they apply.
- Prove the design holds state when an enable or qualifying condition is absent.
Edge cases worth testing
- Maximum value and wraparound.
- Enable low while the counter would otherwise advance.
- Reset coincident with another control.
Common mistakes
- Incomplete combinational assignments that infer a latch.
- Blocking/non-blocking assignments that do not match combinational versus sequential intent.
- Parameter-width and boundary errors.
- Passing the happy path while missing reset, overflow, simultaneous operations, or illegal requests.
Interview follow-up questions
- How would you parameterize this design without introducing width or boundary bugs?
- What changes if reset timing or polarity changes?
Concepts to review
sequential, counter, parameter
Open Parameterized Counter in the HDLForge interactive editor.
Related problems
- 2:1 Multiplexer — Easy
- Priority Encoder — Medium
- Synchronous FIFO — Hard
- Shift Register — Easy
- Rising Edge Detector — Easy
Explore the RTL Design Practice & Interview Preparation hub.