RTL Design · Medium · Verilog, SystemVerilog, VHDL

Binary to Gray Counter

Build a parameterized binary counter and expose its Gray-code representation.

Task

Increment the binary state when enable is high and drive gray = binary ^ (binary >> 1).

Examples

Constraints

What this problem is testing

A strong answer translates the requirement into synthesizable state and combinational logic, states reset and update semantics precisely, and handles boundary conditions rather than only the nominal case.

Interview habit: before coding, state reset behavior, the state that must be stored, and the conditions that update each output.

Verification plan

Edge cases worth testing

Common mistakes

Interview follow-up questions

Concepts to review

gray-code, counter, cdc

Open Binary to Gray Counter in the HDLForge interactive editor.

Related problems

Explore the RTL Design Practice & Interview Preparation hub.

Continue practising