RTL Design · Medium · SystemVerilog

ID/EX Pipeline Register

Carry decoded operands and control signals into the execute stage.

Task

Register source operands, immediate, destination register and writeback controls. A bubble must clear side-effect controls.

Examples

Constraints

What this problem is testing

A strong answer translates the requirement into synthesizable state and combinational logic, states reset and update semantics precisely, and handles boundary conditions rather than only the nominal case.

Interview habit: before coding, state reset behavior, the state that must be stored, and the conditions that update each output.

Verification plan

Edge cases worth testing

Common mistakes

Interview follow-up questions

Concepts to review

RISC-V, pipeline, ID/EX

Open ID/EX Pipeline Register in the HDLForge interactive editor.

Related problems

Explore the RTL Design Practice & Interview Preparation hub.

Continue practising