RTL Design · Hard · SystemVerilog

Pipeline Hazard Control Integration

Combine stall and redirect decisions into coherent controls for the PC and stage registers.

Task

Generate PC enable, IF/ID enable, IF/ID flush and ID/EX bubble controls. A taken branch flushes younger work; a load-use hazard freezes fetch/decode and bubbles execute.

Examples

Constraints

What this problem is testing

A strong answer translates the requirement into synthesizable state and combinational logic, states reset and update semantics precisely, and handles boundary conditions rather than only the nominal case.

Interview habit: before coding, state reset behavior, the state that must be stored, and the conditions that update each output.

Verification plan

Common mistakes

Interview follow-up questions

Concepts to review

RISC-V, pipeline control, integration

Open Pipeline Hazard Control Integration in the HDLForge interactive editor.

Related problems

Explore the RTL Design Practice & Interview Preparation hub.

Continue practising