Formal Verification · Medium · SystemVerilog

No False Cache Hit

Prove that an invalid line or tag mismatch cannot produce a hit.

Task

Assert !line_valid implies !hit and stored_tag!=request_tag implies !hit.

Examples

Constraints

Concepts to review

formal, cache, validity

Open HDLForge to solve this problem in the interactive editor.

Related problems