Cache Hit Correctness Property
Prove that a reported cache hit corresponds to a valid matching tag.
Task
Assert hit implies line_valid and stored_tag==request_tag on the same sampled cycle.
Examples
- Implement the required behavior and preserve it under the stated interface/control conditions.
Constraints
- Keep the implementation deterministic and consistent with the interface contract described in the task.
Concepts to review
formal, cache, hit
Open HDLForge to solve this problem in the interactive editor.
Related problems
- Cache Address Decode — Medium
- Cache Hit Detection — Medium
- Cache Line Store — Hard
- Cache Miss / Refill FSM — Hard
- Four-Beat Refill Counter — Medium